

## PATENT COOPERATION TREATY

PCT

From the INTERNATIONAL BUREAU

NOTIFICATION OF THE RECORDING  
OF A CHANGE(PCT Rule 92bis.1 and  
Administrative Instructions, Section 422)

To:

FORSSELL, G.  
Albihns Stockholm AB  
P.O. Box 5581  
S-114 85 Stockholm  
SUÈDE

Date of mailing (day/month/year) 30 March 2001 (30.03.01)	IMPORTANT NOTIFICATION
Applicant's or agent's file reference 51161-60562	
International application No. PCT/SE00/01494	International filing date (day/month/year) 14 July 2000 (14.07.00)

## 1. The following indications appeared on record concerning:

☐ the applicant    ☐ the inventor    ☒ the agent    ☐ the common representative

Name and Address FORSSELL, G. Albihns Patentbyrå Stockholm AB P.O. Box 5581 S-114 85 Stockholm Sweden	State of Nationality	State of Residence
	Telephone No. +46 8 59 88 72 00	
	Facsimile No. +46 8 59 88 73 00	
	Teleprinter No.	

## 2. The International Bureau hereby notifies the applicant that the following change has been recorded concerning:

☐ the person    ☐ the name    ☒ the address    ☐ the nationality    ☐ the residence

Name and Address FORSSELL, G. Albihns Stockholm AB P.O. Box 5581 S-114 85 Stockholm Sweden	State of Nationality	State of Residence
	Telephone No. +46 8 59 88 72 00	
	Facsimile No. +46 8 59 88 73 00	
	Teleprinter No.	

## 3. Further observations, if necessary:

## 4. A copy of this notification has been sent to:

<input checked="" type="checkbox"/> the receiving Office	<input type="checkbox"/> the designated Offices concerned
<input type="checkbox"/> the International Searching Authority	<input checked="" type="checkbox"/> the elected Offices concerned
<input checked="" type="checkbox"/> the International Preliminary Examining Authority	<input type="checkbox"/> other:

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland Facsimile No.: (41-22) 740.14.35	Authorized officer F. Baechler Telephone No.: (41-22) 338.83.38
---	---

## PATENT COOPERATION TREATY

PCT

## NOTIFICATION OF ELECTION

(PCT Rule 61.2)

From the INTERNATIONAL BUREAU

To:

Commissioner  
US Department of Commerce  
United States Patent and Trademark  
Office, PCT  
2011 South Clark Place Room  
CP2/5C24  
Arlington, VA 22202  
ETATS-UNIS D'AMERIQUE

in its capacity as elected Office

Date of mailing (day/month/year)  
23 March 2001 (23.03.01)

International application No.  
PCT/SE00/01494

Applicant's or agent's file reference  
51161-60562

International filing date (day/month/year)  
14 July 2000 (14.07.00)

Priority date (day/month/year)  
21 July 1999 (21.07.99)

Applicant

TJÄRNSTRÖM, Robert

1. The designated Office is hereby notified of its election made:

☒ in the demand filed with the International Preliminary Examining Authority on:

19 February 2001 (19.02.01)

☐ in a notice effecting later election filed with the International Bureau on:2. The election ☒ was☐ was not

made before the expiration of 19 months from the priority date or, where Rule 32 applies, within the time limit under Rule 32.2(b).

The International Bureau of WIPO  
34, chemin des Colombettes  
1211 Geneva 20, Switzerland

Facsimile No.: (41-22) 740.14.35

Authorized officer

Charlotte ENGER

Telephone No.: (41-22) 338.83.38

## PATENT COOPERATION TREATY

## PCT

## INTERNATIONAL-TYPE SEARCH REPORT

(PCT Article 15.5)

National application No. 9902752-6	Country or Office of filing SE	Applicant's or agent's file reference 51161
Filing date ( <i>day/month/year</i> ) 21 July 1999		(Earliest) Priority Date ( <i>day/month/year</i> )
Applicant Telefonaktiebolaget LM Ericsson		

Date of request for international-type search 21 July 1999	International-type search request No. SE 99/01038
---	--

This international-type search report has been prepared by this International Searching Authority and is transmitted to the applicant.

This international-type search report consists of a total of 3 sheets.

☒ It is also accompanied by a copy of each prior art document cited in this report.

1. ☐ Certain claims were found unsearchable (See Box I).
2. ☐ Unity of invention is lacking (See Box II).
3. ☐ The international application contains disclosure of a nucleotide and/or amino acid sequence listing and the international-type search was carried out on the basis of the sequence listing
  - ☐ filed with the international application.
  - ☐ furnished by the applicant separately from the international application,
    - ☐ but not accompanied by a statement to the effect that it did not include matter going beyond the disclosure in the international application as filed.
  - ☐ transcribed by this Authority.

## INTERNATIONAL-TYPE SEARCH REPORT

Search request No.

SE 03/01038

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: G06F 9/44, G06F 12/02

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4912629 A (ROBERT L. SHULER, JR.), 27 March 1990 (27.03.90), column 1 - column 4; column 6; column 11, line 55 - column 12, line 12	1-4,13-15
Y	--	5-8
Y	US 5555434 A (L. GUNNAR CARLSTEDT), 10 September 1996 (10.09.96), column 5, line 56 - column 6, line 6; column 6, line 45 - line 58; column 10, line 10 - column 11, line 47, figure 4, abstract	5-8
A	EP 0171934 A2 (TEXAS INSTRUMENTS INCORPORATED), 19 February 1986 (19.02.86), see whole document	1-8,13-15
	--	

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

\* Special categories of cited documents

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international-type search

28 April 2000

Date of mailing of the international-type search report

2000 -05- 05

Name and mailing address of the ISA/  
Swedish Patent Office  
Box 5055, S-102 42 STOCKHOLM  
Facsimile No. +46 8 666 02 86

Authorized officer

Erik Veillas/cs  
Telephone No. +46 8 782 25 00

## INTERNATIONAL-TYPE SEARCH REPORT

Search request No.

SE 99/01038

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT


Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4922414 A (JOHN T. HOLLOWAY ET AL), 1 May 1990 (01.05.90), see whole document --	1-8,13-15
A	US 5535390 A (THOMAS H. HILDEBRANDT), 9 July 1996 (09.07.96), see whole document --	1-8,13-15
A	WO 9608948 A2 (PHILIPS NORDEN AB), 28 March 1996 (28.03.96), abstract -- -----	9-12

## PATENT COOPERATION TREATY

## PCT

## INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)



Applicant's or agent's file reference 51161-60562	<b>FOR FURTHER ACTION</b> See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)	
International application No. PCT/SE00/01494	International filing date (day/month/year) 14.07.2000	Priority date (day/month/year) 21.07.1999
International Patent Classification (IPC) or national classification and IPC <sub>7</sub> G06F 9/44, G06F 12/02		
Applicant Telefonaktiebolaget LM Ericsson (publ) et al		

1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.

2. This REPORT consists of a total of 4 sheets, including this cover sheet.

☒ This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).

These annexes consist of a total of 4 sheets.

3. This report contains indications relating to the following items:

- I ☒ Basis of the report
- II ☐ Priority
- III ☐ Non-establishment of opinion with regard to novelty, inventive step and industrial applicability
- IV ☐ Lack of unity of invention
- V ☒ Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- VI ☐ Certain documents cited
- VII ☐ Certain defects in the international application
- VIII ☐ Certain observations on the international application

Date of submission of the demand  19.02.2001	Date of completion of this report  05.11.2001
Name and mailing address of the IPEA/SE Patent- och registreringsverket Box 5055 S-102 42 STOCKHOLM Facsimile No. 08-667 72 88	Authorized officer  Erik Veillas/LR Telephone No. 08-782 25 00

**I. Basis of the report****1. With regard to the elements of the international application:\***

- ☐ the international application as originally filed
- ☒ the description:  
pages 1-23, as originally filed  
pages \_\_\_\_\_, filed with the demand  
pages \_\_\_\_\_, filed with the letter of \_\_\_\_\_
- ☒ the claims:  
pages \_\_\_\_\_, as originally filed  
pages \_\_\_\_\_, as amended (together with any statement) under article 19  
pages 24-27, filed with the demand  
pages \_\_\_\_\_, filed with the letter of 11.09.2001
- ☒ the drawings:  
pages 1-2, as originally filed  
pages \_\_\_\_\_, filed with the demand  
pages \_\_\_\_\_, filed with the letter of \_\_\_\_\_
- ☐ the sequence listing part of the description:  
pages \_\_\_\_\_, as originally filed  
pages \_\_\_\_\_, filed with the demand  
pages \_\_\_\_\_, filed with the letter of \_\_\_\_\_

**2. With regard to the language, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.**

These elements were available or furnished to this Authority in the following language \_\_\_\_\_ which is:

- ☐ the language of a translation furnished for the purposes of international search (under Rule 23.1(b)).
- ☐ the language of publication of the international application (under Rule 48.3(b)).
- ☐ the language of the translation furnished for the purposes of international preliminary examination (under Rules 55.2 and/or 55.3).

**3. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:**

- ☐ contained in the international application in written form.
- ☐ filed together with the international application in computer readable form.
- ☐ furnished subsequently to this Authority in written form.
- ☐ furnished subsequently to this Authority in computer readable form.
- ☐ The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.
- ☐ The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

**4. ☐ The amendments have resulted in the cancellation of:**

- ☐ the description, pages \_\_\_\_\_
- ☐ the claims, Nos. \_\_\_\_\_
- ☐ the drawings, sheet/fig \_\_\_\_\_

**5. ☐ This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2 (c)).\*\***

\* Replacement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are annexed to this report since they do not contain amendments (Rules 70.16 and 70.17).

\*\* Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

**V. Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement****1. Statement**

Novelty (N)	Claims	<u>1-14</u>	YES
	Claims		NO
Inventive step (IS)	Claims	<u>1-14</u>	YES
	Claims		NO
Industrial applicability (IA)	Claims	<u>1-14</u>	YES
	Claims		NO

**2. Citations and explanations (Rule 70.7)**

The present invention concerns a processor architecture devoted to programming languages operating with a sequential instruction flow.

Thus, the invention claimed in claims 1-14 has industrial applicability.

The International Search Report revealed the following documents:

D1: US 4912629 A  
D2: US 5555434 A  
D3: EP 0171934 A  
D4: US4922414 A  
D5: US 5535390 A  
D6: WO9608948 A

**Statement**

Amended claims 1-14 have been filed with the letter of the 11<sup>th</sup> of September, 2001. The new claims on file explicitly restrict the scope of the term "binding" to the dependence between data objects and instructions and explicitly indicates that the claimed architecture uses particular means to store current bindings, the parameter memory means. Besides, the new claims on file explicitly indicate that the parameter memory means also comprises means for storing scope information related to the stored parameters.

D1 shows a list processing system adapted to functional languages and consequently to programming languages operating with a sequential instruction flow. D1 shows using a garbage collection mechanism based on reference counting in that particular context. A garbage manager maintains counters keeping track of the references to each memory cell (see col. 6). This garbage manager has a particular hardware

.../...



**Supplemental Box**

(To be used when the space in any of the preceding boxes is not sufficient)

Continuation of: V.

architecture comprising registers devoted to storing data (register "cell") and references to this data (register "CA"). This garbage manager may be used with conventional processor architecture (see col. 11, line 55 - col. 12, line 12), which implies instruction holding means, data memory means and execution means as well known to the person skilled in the art.

However, D1 fails showing means for handling values and references to data objects referenced by bindings, so called parameter memory means.

Thus, the invention claimed in claims 1-14 is novel.

Using the parameter memory means of the invention instead of traditional register or stack-based memories permits gaining costly memory accesses during execution of programs written in languages operating with sequential instruction flows.

Thus, the invention claimed in claims 1-14 involves an inventive step.

Documents D2-D6 show the general state of the art and are consequently not considered of any further relevancy here.

We claim

1. A processor architecture adapted to program languages operating with a sequential flow of instructions and handling data through use of simple values and lists and dynamically allocated arrays, and comprising an instruction holding means (2,3), a data memory means (5) storing data objects, and execution means (7), characterized by means (4) for handling simple values and references to data objects in dependence of an actual instruction from the instruction holding means(2,3), said dependence being called a binding; means (6) to increment reference counts to a data object and to decrement reference counts to a data object in dependence of an actual instruction from the instruction holding means(2,3), and in dependence of the means (4), which handles simple values and references, storing a reference to said data object.
2. A processor architecture according to claim 1 characterized by means (4) for handling storage of simple data and references to data objects in the means (6), said stored data and references to data objects being referred to, by means of identifiers, from instructions from the instruction holding means(2,3); storage means (13) in the means (4) for handling storage of simple data and references to data objects.
3. A processor architecture according to any of the preceding claims, characterized in that the means (4) for handling the storage of values comprises a parameter memory means (4) having means (10,11,12) for keeping notice of the bindings to the stored values, and having storage means (13) for storing said values.
4. A processor architecture according to claim 3, characterized in that said storage means (13) in the means (4) for handling temporary storage of values stores values, which comprises at least type information and value information.

5. A processor architecture according to claim 4, characterized in that the parameter memory (4) is used to transfer and store function arguments, such that argument values are stored in the parameter memory (4) in dependence of an actual instruction from the instruction holding means (2,3), then bond to certain identifiers in the instructions, and that said data values are arranged to be read from the parameter memory (4) in dependence of said identifiers in an actual instruction.

6. A processor architecture according to any of the claims 3 to 5, characterized by means (11) in the parameter memory (4) for storing and managing scope information for the stored parameters, where the scope information determines which parameters are currently valid and eligible to be read out from the storage (13).

7. A processor architecture according to any of the claims 3 to 6, characterized by means (10-13) in the parameter memory (4) for storing and managing information for scope and values, where the means (10) is used for storing and managing information for scope and data values, where the process information determines which scopes and values are currently valid and eligible to be read out from the storage (13).

8. A process architecture according to any of the claims 3 to 5, characterized by a process identification register (PROCESS 1; PROCESS 2) for identification of the currently executed process;  
a scope identification register (ENV 1, ENV 2) for identification of the currently valid scope (fig. 4).

9. A process architecture according to any of the claims 3 to 8, characterized in that at least the top of at least one priority queue of processes to be executed are kept available for reading, and that at least part of the process descriptor of the next process to be executed are kept available for reading.

10. A process architecture according to claim 9 characterized in that in order to make a process switch the means (4,5,6) for handling values and references:

\* creates a new scope and at least the program counter is stored in the parameter  
5 memory (4) using said new scope;

\* stores said new scope value in the process descriptor of the current process, said process descriptor may be stored in the data memory (5);

\* restores the scope value for the process switch from the process descriptor of said process;

10 \* sets the process switch to be the current process;

\* reads at least the program counter from the parameter memory (4) and performs the restoring.

15 11. A process architecture according to any of the preceding claims, characterized by instructions having only one instruction format, where each instruction is composed of a distinct number of sub-instructions, each of which has in turn the same and only one format comprising a first part and a second part, the first part determining the action to take and the second part providing a value to use in that action.

20 12. A process architecture according to any of the preceding claims adapted to execution of languages using functions and dynamic memory allocation characterized by a set of instructions comprising dedicated instructions for making function calls, function returns, parameter transfer between functions.

25 13. A process architecture according to claim 11, characterized by a set of instructions comprising dedicated instructions for incrementing or decrementing the number of references to data objects stored in the data memory (5).

30 14. A process architecture according to any of the preceding claims, characterized in

that it is adapted to process parts of computer programs written in a functional language.

We claim

1. A processor architecture adapted to program languages operating with a sequential instruction flow and handling data through use of lists or tuples or simple types,  
5 and comprising an instruction holding means (2,3), a data memory means (5) storing data objects, and execution means (7),

characterized by

means (4,5,6) for handling references to data objects referenced by bindings and comprising means (6) to increment reference counts to a data object and to decrement  
10 reference counts to a data object in dependence of an actual instruction from the instruction holding means (2,3).

2. A processor architecture according to claim 1, characterized by means (4) for handling temporary storage of data in the means (4,5,6) for handling  
15 references to data objects;  
storage means (13) in the means (4) for handling temporary storage of data, and to keep notice of bindings to said temporary storage.

3. A processor architecture according to claim 2, characterized by  
20 data memory handler means (6) in said means (4,5,6) for handling references to data objects which when detecting a generation of a zero reference to an object, meaning that this object is not needed anymore, makes the memory slot for that object available as a free memory slot.

4. A processor architecture according to any of the preceding claims, characterized  
25 in  
that the means for handling temporary storage of data comprises a parameter memory means (4) having means (10, 11, 12) for keeping notice of the bindings to the stored values, and having storage means (13) for storing said data values.

5. A processor architecture according to claim 4, characterized by said storage means (13) in the means (4) for handling temporary storage of data stores values and type information for the values fed to the parameter memory (4), and that the values, being a part of the data objects, have the bindings to the parameters, and that the parameter memory (4) transfers values between functions using the parameters and using the parameters for temporal storage.

6. A processor architecture according to claim 4 or 5, characterized in that the parameter memory (4) replaces parameter references in fetched instructions from the instruction memory means (2) with stored actual values before computation.

7. A processor architecture according to any of the claims 4 to 6, characterized by means (11) in the parameter memory (4) for storing and managing environment information for the parameters, where the environment determines which parameters are currently valid parameters.

8. A processor architecture according to any of the claims 4 to 7, characterized by means (10 - 13) in the parameter memory (4) for storing and managing information for parameters and environments, where process information fed to the parameter memory is used to determine which environments and which parameters are currently valid.

9. A processor architecture according to any of the claims 4 to 8, characterized by a process identification register for identification of the currently executed process, and an environment identification register (11) for identification of the currently executed environment.

10. A processor architecture according to any of the claims 4 to 9, characterized in that at least the top of at least one priority queue of processes to be executed are kept available for reading, and that at least part of the process descriptor of the next

to be executed process are kept available for reading in the parameter memory means (4).

11. A processor architecture according to claims 10, characterized in that in order to make a process switch:

- \* a new environment is created in the parameter memory (4), and at least the program counter is stored in said new environment,
- \* said new environment value is stored in the process descriptor of the current process, said process descriptor may be stored in the data memory (5),
- \* the environment value of the new process is restored,
- \* the new process is set to be the current process,
- \* at least the program counter is restored.

12. A processor architecture according to any of the preceding claims, characterized by instructions having only one instruction format, where each instruction is composed of a distinct number of sub-instructions, each of which has in turn the same and only one instruction format comprising a first part and a second part, the first part determining the action to take and the second part providing a value to use in the action.

13. A processor architecture according to any of the preceding claims adapted to execution of functional languages, characterized by a set of instructions comprising dedicated instructions for function calls, function returns, parameter transfer between functions.

14. A processor architecture according to claim 13, characterized by a set of instructions comprising dedicated instructions for incrementing and decrementing of memory references.



15. A processor architecture according to any of the preceding claims, characterized in that it is adapted to process parts of computer programs written in a functional language.

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
25 January 2001 (25.01.2001)

PCT

(10) International Publication Number  
**WO 01/06355 A1**

(51) International Patent Classification<sup>7</sup>: G06F 9/44, 12/02

(21) International Application Number: PCT/SE00/01494

(22) International Filing Date: 14 July 2000 (14.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
9902752-6 21 July 1999 (21.07.1999) SE

(71) Applicant (for all designated States except US): TELEFONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): TJÄRNSTRÖM, Robert [SE/SE]; Mönjestigen 19, S-141 31 Huddinge (SE).

(74) Agents: FORSELL, G. et al.; Albihns Patentbyrå Stockholm AB, P.O. Box 5581, S-114 85 Stockholm (SE).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A PROCESSOR ARCHITECTURE



(57) Abstract: A processor architecture is adapted to program languages operating with a sequential instruction flow and handling data through use of lists or tuples or simple types. It comprises a program holding means (1), an instruction holding means (2, 3) a data memory means (5) storing data objects, and execution means (7). Means (4, 5, 6) are provided for handling references to data objects referenced by bindings and comprising means (6) to increment reference counts to a data object and to decrement reference counts to a data object in dependence of an actual instruction from the instruction holding means (2, 3).

WO 01/06355 A1

## A processor architecture

- 5 This invention relates to a processor architecture of the kind disclosed in the preamble of claim 1. The processor is particularly, but not exclusively, adapted to execution of functional programs.

## TECHNICAL FIELD OF THE INVENTION

10

Program development is very costly. These costs could sometimes be reduced if the program could be made in a functional language since it is hard for a user to use a machine programmed in a conventional language - it requires a lot of knowledge - and because of the complexity a programmer might introduce hidden errors.

15

### The development of programming languages

20

The development of the first electronic computer started the development of several programming languages suited for this type of computer, such as FORTRAN, COBOL, Algol, BASIC, Pascal. These languages have been called imperative languages, below also called conventional languages, mainly because of the fact that they normally give programs that consist of a sequence of commands or instructions to be executed sequentially by a conventional computer, i.e. a computer designed according to the principles developed by John von Neumann. Imperative kind of programs have become increasingly complex and often contain a lot of errors, are difficult to read, difficult to understand and particularly hard to modify.

25

30

An increasing discomfort with these imperative languages led to the development of another series of languages, so called functional languages: LISP, ISWIM, Scheme (a dialect of LISP), ML, Hope, SASL, and so on. The driving force behind the development of these languages was conceptual simplicity; no particular machine

influenced the design. Functional programming languages have several properties alleviating some of the disadvantages of the more conventional programming languages.

5 For additional information and understanding we refer to the textbook "Functional Programming Using Standard ML", Åke Wikström, Prentice Hall 1987.

10 A program written in a functional language can be seen as a set of definitions of properties of objects and as computation rules. The definitions are the declarative part and the computation rules are the operational part that the computer uses during execution. Functional languages provide a higher-level interface to the computer, which makes it possible for the programmer to abstract away from hardware-related details of the computer. As a positive side-effect, functional programs are often shorter and easier to understand than conventional imperative programs.

15 Nowadays functional languages are implemented as a virtual machine on a conventional processor. This has been done with compilers or interpreting programs. This means that a program is executed which interprets the program instructions. Every program instruction results in that a number of machine instructions are executed. The execution will therefore be slow.

20 It is clear that some of the benefits of the functional program approach have been held back by the fact that practically no useful dedicated hardware has been on the market for the process of storing and executing functional programs in an effective manner. Some processors adapted to execute functional programming languages, so called FFP  
25 machines, are discussed in the textbook "High-level Language Computer Architecture" (ISBN 0,88175-1342-4) from 1988, chapters 11 and 12, and have been constructed and manufactured from time to time. Dedicated Lisp working stations were for instance  
30 furnished to the middle of the eighties. A transputer from Inmos Ltd, which is a processor for built-in systems was introduced in the middle of the eighties and is still on the market.

A particular kind of functional language is Erlang, which is developed by the Applicant for real-time applications. In spite of the disadvantage that functional programs are slow to execute on the von Neuman kind of computer, much slower than the imperative languages, the use of Erlang is increasing. However, the capacity of the computers having Erlang installed is not enough for some applications. Erlang programs are built as a number of communicating processes, also called processes. A switch is often made between execution between different processes. This switch is improductive and should be made as fast as possible. For the moment being this is made in software, in a so called "run-time system".

Since data programs written in functional languages, such as Erlang, provided on conventional computers are very power consuming, too much for a lot of applications, there is a need for providing a hardware having a low power dissipation. Low power dissipation is essential in most products. Demand for low power dissipation will be increasing in the future. High power dissipation hinders further processor speed improvement.

## SUMMARY

### OBJECTS OF THE INVENTION

An object of the invention is to provide a micro processor which is adapted to execute programs or at least parts of programs written in a language having a sequential instruction flow, for instance in Erlang.

Another object of the invention is to provide a co-processor executing a functional language in a real-time operative system. One or several co-processors of this kind should be able to handle processes demanding great capacity.

Still another object of the invention is to provide a processor, particularly dedicated to Erlang.

Yet another object of the invention is to provide a processor adapted to a functional language in wireless portable equipment. Processors in wireless portable equipment are provided with a content of software (SW) which often need be changed. In such a case a processor adapted to handle a functional language, such as Erlang, should give a great advantage.

Still another object of the invention is to provide a processor adapted to a functional language having fewer memory accesses than what is common today. This means a need for a high instruction density.

Another object of the invention is to provide a device able to handle much functionality implemented in software and which has a low or reasonable power dissipation, thus to provide a great amount of functionality to low power consumption.

Yet another object of the invention is to provide dedicated hardware support for garbage collection and process switching in the processor in order to improve execution performance and lower power dissipation. Such mechanisms are commonly implemented in a "run time system" in software.

## INVENTION

The invention relates to a processor architecture adapted to program languages operating with a sequential instruction flow and handling data through use of lists or tuples or simple types, and comprising an instruction holding means, a data memory means storing data objects, and execution means. The objects mentioned above can be solved by providing means for handling references to data objects referenced by bindings and comprising means to increment reference counts to a data object and to decrement reference counts to a data object in dependence of an actual instruction from the instruction holding means.

Storage means could be provided in the means for handling temporary storage of data, and to keep notice of bindings to said temporary storage. When the notice keeping means detects generation of a zero reference to an object, meaning that this object is not needed anymore, it preferably makes the memory slot for that object available as a free memory slot. The means for handling temporary storage of data comprises preferably a parameter memory means having means for keeping notice of the bindings to the stored values, and having means for storage of said data values.

Value storage means could store values and type information for the values fed to the parameter memory. The values, being a part of the data objects, have then the bindings to the parameters. The parameter memory will then transfer values between functions using the parameters and using the parameters for temporal storage.

The parameter memory could replace parameter references in fetched instructions from the instruction memory means with stored actual values before computation. Means could be provided in the parameter memory for storing and managing environment information for the parameters, where the environment determines which parameters are currently valid parameters. Means could be provided in the parameter memory for storing and managing information for parameters and environments, where process information fed to the parameter memory is used to determine which environments and which parameters are currently valid.

A process identification register could be provided for identification of the currently executed process, and an environment identification register for identification of the currently executed environment. At least the top of at least one priority queue of processes to be executed is preferably kept available for reading. At least part of the process descriptor of the next to be executed process is then kept available for reading in the parameter memory means. In order to make a process switch:

- \* a new environment is created in the parameter memory, and at least the program counter is stored in said new environment,

- \* said new environment value is stored in the process descriptor of the current process, said process descriptor may be stored in the data memory,
- \* the environment value of the new process is restored,
- 5 \* the new process is set to be the current process,
- \* at least the program counter is restored.

The instructions are preferably provided with only one instruction format, where each instruction is composed of a distinct number of sub-instructions. Each sub-  
10 instruction has in turn the same and only one instruction format comprising a first part and a second part, the first part determining the action to take and the second part providing a value to use in the action.

The invention could be adapted to execution of functional languages. Then a set of  
15 instructions are created comprising dedicated instructions for function calls, function returns, parameter transfer between functions. Then also a set of instructions could be created comprising dedicated instructions for incrementing and decrementing of memory references. The processor architecture disclosed above could be adapted to process parts of computer programs written in a functional language.

20 Thus, the invention relates to a processor architecture adapted to program languages operating with a sequential flow of instructions and handling data through use of simple values and lists and dynamically allocated arrays, and comprising an instruction holding means, a data memory means storing data objects, and execution  
25 means. The invention is essentially characterized by means handling simple values and references to data objects in dependence of an actual instruction from the instruction holding means, said dependence called a binding. It has also means to increment reference counts to a data object and to decrement reference counts to a data object in dependence of an actual instruction from the instruction means, and in  
30 dependence of the means storing a reference to said data object. The invention could comprise means for handling storage of simple data and references to data objects in



the means, said stored data and references to data objects referred to, by means of identifiers, from instructions from the instruction means. Storage means could be provided in the means for handling storage of simple data and references to data objects. The means for storage of values could comprise a parameter memory means  
5 having means for keeping notice of the bindings to the stored values, and having storage means for storage of said data values. The storage means could be provided in the means for handling temporary storage of values, where the stored values comprise at least type information and numeric information, and the type information characterizes the numeric information.

10

The parameter memory could be used for transfer of, and storage of, function arguments such that argument values are stored in the parameter memory in dependence of an actual instruction from the instruction means, then bond to certain identifiers  
15 in the instructions. The values could be read from the parameter memory in dependence of said identifiers in an actual instruction. Means could be provided in the parameter memory for storage and managing scope information, denoted environment, for the stored values, where the scope determines which values are currently valid and eligible to be read out from the storage. Means could be provided in the pa-  
20 rameter memory for storage and managing information for scope and values, where the means is used for storing and managing process information, and the process information determines which scopes and values are currently valid and eligible to be read out from the storage. A process identification register could be provided for identification of the currently executing process. A scope identification register  
25 could also be provided for identification of the currently valid scope. At least the top of at least one priority queue of processes to be executed could be kept available for reading. At least part of the process descriptor of the next to be executed process could be kept available for reading. In order to make a process switch preferably:  
\* a new scope is created and at least the program counter is stored in the parameter  
30 memory using said new scope;

- \* the new scope value is stored in the process descriptor of the current process, said process description may be stored in the data memory;
- \* the value of the scope for the switched to process is restored from the process descriptor of said process;
- 5 \* the switched to process is set to be the current process;
- \* at least the program counter is read from the parameter memory and is restored.

The invention relates also to a process architecture, which is characterised by instructions having only one instruction format, where each instruction is composed  
10 of a distinct number of sub-instructions, each of which has in turn the same and only one format comprising a first part and a second part, the first part determining the action to take and the second part providing a value to use in that action. The process architecture is preferably adapted to execution of languages using functions and dynamic memory allocation. It could then be characterised by an instruction set  
15 comprising  
dedicated instructions for making function calls and transfer function arguments in the same instruction;  
dedicated instructions for making return from function and transfer function result in the same instruction.

20 A set of instructions could comprise dedicated sub-instructions for incrementing or decrementing the number of references to data objects stored in the data memory, where said sub-instructions specify identifiers representing bindings to the parameter memory. The parameter memory could in turn store memory references to the  
25 actual data objects referred to by said bindings. The managing of the storage utilisation of the parameter memory is an autonomous process, which is able to read out values from the parameter memory and store these values in the data memory. It could then make storage positions in the parameter memory free to use, and be able to read back such values from the data memory and store these values back in the  
30 parameter memory and restore the information in for said values. When the number of processes having values in the parameter memory is larger than a specified limit

values belonging to a chosen process could be moved to the data memory. When the number of scopes for a process in the parameter memory is larger than a specified limit values belonging to a chosen scope could be moved to the data memory. When the next to be executed process not having values in the parameter memory, but has such values moved to the data memory, at least some of these values could be moved from the data memory and restored in the parameter memory. When the number of scopes in the parameter memory for the current process goes below a specified limit, there are values for the current process moved to the data memory, at least some of these values could moved from the data memory and restored in the parameter memory.

## ADVANTAGES

The processor architecture is designed to perform particularly well for the following cases:

"Functional application" which constitutes the controlling structure in a functional language.

- Process switching, below called context switching (Other expressions for processes are tasks or threads. The expression process(es) will be used in the remaining of the text, although it should be understood that tasks or threads could be used as well). Normally, Telecom applications are implemented using a large number of processes. It is essential to be able to switch between these processes fast, in order not to loose performance.

Message passing between processes.

- Memory management, including garbage collection.

Functional languages leave memory management to the run-time system. Handling memory takes time from the processor and is generally regarded as a problem.

When using the invention provided with for instance Erlang, this is done in the processor by a dedicated unit and interfering very little with the useful computing.

The processor according to the invention executes the instructions in a RISC like manner, i.e. in a sequential instruction flow easy to pipeline. Thus, the processor according to the invention is not a reduction machine. It has a simple combinatory instruction decoding, efficient execution for function calls, support for creation and manipulation of lists and tuples, support for fast context switching, and high code density. This keeps the power dissipation on a low and economical level avoiding the need for costly cooling systems.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and for further objects and advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, in which:

FIG 1 illustrates a first embodiment of a dedicated processor architecture for handling functional languages working with a sequential instruction flow, such as Erlang.

FIG 2 illustrates a preferred embodiment of an instruction pipeline.

FIG 3 illustrates an embodiment of the internal structure of the parameter memory included in the processor according to the invention.

FIG 4 illustrates the hierarchy in the specification of the parameters stored in the parameter memory.

## DETAILED DESCRIPTION OF EMBODIMENT

The instruction set architecture (ISA) in the processor according to the invention is designed to be compact and efficient for the execution of functional languages and particularly for Erlang. However, the inventive concept is also adaptable to some other kinds of languages than functional. Some design goals for the ISA are identified below:

- Execution in a RISC like manner, i.e. a sequential instruction flow easy to pipeline.
- Simple instruction decoding.
- Efficient execution for function calls.
- Support of fast context switching.
- High code density.
- Supporting garbage collection for lists and tuples.

There is preferably only one instruction format. Every instruction is preferably composed of a distinct number of sub-instructions, for example three, each having the same format. The first sub-instruction format comprises a first part, which determines the action to take, and a second part, which provides a value used in the action taken. The first sub-instruction may determine the interpretation of the full instruction, or may allow other sub-instructions to instruct concurrent independent actions in a Very Long Instruction Word (VLIW) manner.

Reference is now made to FIG 1, which illustrates an embodiment of the main architecture of the processor according to the invention, which fulfils the features mentioned above. The program for the processor is written into an instruction memory 2. The program is stepped forwards by a program counter 1 providing an address to the instruction memory 2.

As illustrated in FIG 2, the processor architecture is in this embodiment basically a four stage pipeline, comprising the stages Fetch IF, Instruction Decode ID, Parameter Memory Access PMA and Execute EX, as will be further described below. Since stores can be pipelined a fifth store stage also could be regarded as a part of the pipeline.

Returning to FIG 1, the instruction to be fetched is pointed out by the program counter 1. It is fetched from the instruction memory 2 by the instruction fetch mechanism IF. Therefore, the program counter is connected to the instruction memory 2 and feeds an address to the memory. The memory then returns the instruction pointed to by the address.

The fetched instruction is stored in the memory 2 in coded form, i.e. in a form compiled into the machine code of the processor, and is then fed to an instruction decoder 3, which makes the Instruction Decode ID. Unconditional branches are detected during the decoding stage. The decoder 3 transfers the instruction into a number of control signals functioning as control words.

The decoded instruction is then transferred into a parameter memory 4 stage, for the Parameter Memory Access PMA. This parameter memory 4 is a hardware means of a particular kind provided for this invention. Within this stage parameter references in the decoded instruction will be substituted by their corresponding actual values which are stored in the parameter memory 4, as will be apparent below in relation to FIG 3.

Thus the processor does not operate with registers or a stack. It is instead operating with parameters. The parameters are temporary bindings to values, which are temporarily stored in the parameter memory 4 in the processor. Parameters are allocated according to need and are freed upon completion of function application or upon explicit instruction to be. Parameters are accessed according to context. The maximum number of parameters is not limited by the architecture but depends on the

specialised processor implementation. This gives a good and efficient support for handling of function arguments and local variables/bindings.

Parameters thus take a central part in the instruction set architecture of the processor according to the invention, as will be illustrated below. Parameters are used for arguments of functions and local bindings made within a function body, and for argument transfer at function calls.

The parameter memory 4 is designed to provide a fast instruction execution and stores current bindings, i.e. function parameters and local variables. This means that parameter transfer, local bindings and function results do not go through the main data memory 5 and instead through the fast parameter memory 4.

Within this parameter memory stage certain decoded instructions will create new parameter bindings by storing actual values in the parameter memory 4 and creating parameter bindings to these values. Stored values may be provided from the decoded instruction or may be provided from a register, or may be fetched from a data memory 5. Several operations of either kind of store and substitute may be done during each clock cycle.

During the parameter memory access stage parameter bindings in an instruction are replaced with actual values. The parameter memory 4 could preferably support at least two such replacements per clock cycle. After the parameter memory stage parameter bindings in an instruction have been substituted with actual values where the actual values are fetched from the parameter memory.

The data memory handler 6 keeps record of the addresses in the data memory 5, because in functional languages, such as Erlang, the program is not working with addresses and pointers as in imperative languages. Such features are hidden in a so called run-time procedure which means that the data memory handler 6 is needed to determine and keep record of the addresses for the particular registers comprising

the data for the processes stored in the data memory 5. Addresses for stored data is delivered back to the execution unit 7.

5 The parameter memory 4 feeds substituted instruction data and code words to the execution unit 7, which executes the instruction. The parameter memory 4 comprises also a register into which at least the current identity, *id*, of a process is stored, as will be discussed further when describing FIG 3.

10 The parameter memory 4 is in fact the unit, which reads the registers in the data memory 5, while an execution unit 7 connected to the parameter memory 4 is the unit, which writes the data into the registers. The data memory handler 6 is connected to co-operate with both the parameter memory 4 and the execution unit 7.

15 Similarly to the language Erlang the processor architecture is based upon processes. A first dedicated register in the parameter memory holds the current process *id*, *cpr*. A second dedicated register holds the current environment identity, *env*. An environment means a sequence of instruction within which certain parameter references are valid, for instance the scope of the value bindings.

20 The preferred structure of the parameter memory 4 is presented in FIG 3. It comprises a process storage plane 10 in which the current process, *process\_info*, is stored, an environment storage plane 11 in which the information of the environments, *environment\_info*, for the process is stored.

25 While not directly visible in the instruction set, processes are used to keep track of processes (or tasks or threads) in the high level language executed on the processor. There is a correspondence between an Erlang process and a process in the processor. A spawn instruction creates a new process, initiates its environment and associates it with its process descriptor. Another instruction pushes a process on a process queue. Another instruction switches out the current process and switches in the first  
30 process in the process queue to become the new current process.



At least the following information is stored in the process descriptor:

- Pointer to first message.
- Pointer to last message.
- 5 • Current environment (when not executing).
- Other misc information, such as a list of linked processes.

Also, the architecture is based upon the concept of environments. An environment (*env*) defines the current bindings in the parameter memory 4. Environments are  
10 used to keep track of parameter scope. A new environment, *env*, is created at the beginning of a function call and becomes the current environment. The parameter bonds in a function call are bonded in the new environment. At a function return the current environment is terminated, and the environment of the calling function is re-stored as the current environment, i.e. the current environment is replaced with the  
15 previous environment. All parameter bindings in the replaced environment are purged at function return.

As illustrated in FIG. 4, a parameter is valid only within its environment. Similarly an environment is valid only within its process.

20 Thus, when an instruction is provided which makes a function call then *env* is stepped up with 1. When an instruction comes, which indicates a jump back then *env* is stepped down with 1.

25 The parameter memory 4 also has a storage plane 12, for instance comprising a register *crp*, holding process identity for a certain parameter value and type stored in plane 13. As illustrated in FIG 3, searching for the parameter id, actual environment, *env*, and actual process is transmitted to the value storage 13.

The parameter memory 4 can perform a number of actions. Examples of these actions and their corresponding results and required inputs are listed below.

5      Read:      The parameter memory 4 returns the type and value, stored in the value storage plane 13, of the specified parameter. Information of the parameter id, actual environment and actual process is provided to the storage planes 10, 11 and 12 in the parameter memory 4.

10      Pop:      The parameter memory 4 returns the value + type (stored in the storage plane 13) of the specified parameter. In addition it eliminates the parameter and its value from the parameter memory 4. Information of the parameter id, actual environment and actual process is provided to the storage planes 10, 11, and 12 in the parameter memory 4.

15      Set:      The parameter memory 4 stores a new parameter with a specified id (in the type and value storage plane 13). Information of the parameter id, actual environment, actual process and parameter value is provided to the planes 12, 11, and 10 in the parameter memory 4.

20      Garb:      The parameter memory eliminates the parameter and its value from the planes 10-13 in the memory. Information of the parameter id, actual environment and actual process is provided to the parameter memory 4.

25      Garb env:      The Parameter Memory eliminates all parameters and their values from the planes 10-13 for the specified environment value, information of the environment and the actual process is provided to the parameter memory 4.

30      A read operation could, for example, work in the following way. The three leftmost storage planes 10, 11, 12 in FIG 3 perform an associative search. The line yielding hits in the three storage planes selects the value + type data stored for that line in the rightmost storage plane 13 in FIG 3.

The function is similar for storing, except that value + type data is stored instead of being read. The garb and pop operations discard the information in the addressed position and make it free to use.

5

Thus, the parameter memory 4 is used to store values, and type information for these values. Parameters are bound to the values where the parameters are used to transfer values between functions and are used for temporal storage. The parameter memory 4 can replace parameter references in fetched instructions with stored actual values before computation.

10

Search in the files could be made in some kind of associative process. However, the search could be implemented in some other way as well, for example to use compromised addresses by for example process and *env*. It is also possible to connect the process storage to an associative memory and the environment storage 11. Then, the parameter reference is fed to the parameter memory and makes a search. A value is out-putted.

15

The parameter memory 4 can also manage environment information for the parameters where the environment determines which ones of the stored parameters, which are the currently valid parameters.

20

The parameter memory 4 could as well manage process information for the parameters and environments where the process information determines which ones of the stored environments, which are currently valid environments, and which of the stored parameters, which are currently valid parameters.

25

This means that parameters are used instead of registers or stack. This leads to more efficient handling of function calls and local bindings. A context dependent mechanism is used for addressing the parameters. This makes the instruction set architec-

30

ture here described independent of the amount of parameter storage in a particular processor implementation.

5 At least one process queue is administrated by the processor. Several queues may be administrated, for instance for different priority levels.

Since the Parameter Memory 4 has a limited number of parameter slots it may not be sufficient to hold all parameters for a large program at the same time.

10 If the Parameter Memory 4 begins to reach its capacity limit, parameters begin to be stored in the data memory 5, thus freeing slots in the Parameter Memory 4. This action is called swap out of parameters. The opposite action, called parameter swap in, reads previously stored parameters from the data memory 5 and restores them in the Parameter Memory 4 with correct process, environment and parameter id values.

15 Both parameter swap in and swap out are done automatically by the processor without interfering the instruction execution.

20 The top of the process queue(s) is observed. If a process (PF) is found there which is not currently in the Parameter Memory 4, parameters for a process (which is not the current process) in the Parameter Memory 4 become swapped out, and parameters in the topmost environments of the found process (PF) are swapped in to the Parameter Memory.

25 A certain mechanism determines which process, which should have its parameters swapped out. For instance, Least Recently Used (LRU) could be the strategy by which it is decided which process to swap out.

30 If for the current process the number of environments in the Parameter Memory begins to reach the maximum limit, an activity is started to swap out parameters of the lowest environment to the data memory. Similarly, if the number of environments in

the Parameter Memory begins to reach the lower limit, an activity is started to swap in parameters of the highest environment stored in the data memory (if any).

5 The parameter swap in and swap out mechanisms ensures that the most likely to be used parameters are stored in the Parameter Memory 4.

Regarding the memory management, the memory slots in the data memory 5 not used are organised as a list of available memory registers. A determined register (free) in the data memory handler 6 points to the first element of that list. Upon a request for storage of an element, this element is stored in the memory slot denoted by the mentioned dedicated register (free). The register (free) is then updated to point to the now actual first available memory position, below called memory slot, which earlier was the second in the list. Upon releasing a used memory slot this slot is placed in the beginning of the list of available memory slots.

15

As mentioned above Erlang handles data through the use of tuples and lists and simple types. These data are referenced by bindings. When a data object is not referenced by a binding, it is not needed any more and can be thrown away. Its memory slot can then be used for other data objects. Thus, memory slots to which no reference is made are considered free to use. This means that an automatic garbage collection could be regarded as being made. Notice is kept of such memory slots, and they are released upon request.

20

Memory management is thus supported well in this architecture and is performed according to the principle of reference counting. This means that some sub-instructions control incremented reference and decremented reference, respectively, for data objects. When such a sub-instruction is executed the reference part of a data object is either incremented or decremented automatically by the unit for memory management. If a zero reference occurs and is detected its memory slot is made free and available as free memory slot for usage of other data objects.

25

30

As mentioned above, the architecture of the parameter memory 4 is based on processes and there will often be a need to switch from one process to another process. Then the following operations need be done.

- 5      Upon a context switch the current environment identity is stored in a Process (or Task) Descriptor pointed out by the process register (cpr). Other registers may be stored in the parameter memory if needed. When the process is switched back the register values can then be restored from the parameter memory. Thus, the only access to the data memory 5 needed to accomplish a context switch is to store and re-
- 10     store the environment.

In order to make a switch:

- Bind data values of registers in the current working set to parameters and store them in the parameter memory 4. The value of the current environment is stored in the
- 15     process descriptor of the current process. *Env* then functions as a key for pointing to where in the parameter memory 4 a reading should begin at restore.
- Read *env* and restore into the parameter memory 4 the new "working set" of the new process to which the switch is made from the process descriptor in the data memory 5 comprising the environment for that new process.
- 20     • Restore the program counter 1 to the value next after it was before the actual switched process were switched out.

Following this scheme time consuming memory access to the main memory 5 is minimised, and fast context switching is achieved.

25

The instruction set architecture could for example be intended for execution of functional languages, supporting the languages with dedicated instructions for function calls, function returns, transfer of arguments between functions, and process management. There are particular instructions for creating, reading, writing and ma-

nipulation of the data objects, which occur in Erlang, i.e. lists and tuples and simple types.

### Examples of instruction format

5

*instruction* :: = *sub-instruction*, *sub-instruction*, *sub-instruction*

*sub-instruction* :: = *tag*, *value*

10

where *tag* specifies how *value* should be interpreted. For example: *par*, 5 means that parameter number 5 is specified. This presents the logical organisation of the instructions. In an actual processor implementation all tags can for example be grouped together. The tag in the first sub-instruction typically specifies how the full instruction shall be interpreted. If for example *tag* in the first sub-instruction specifies a binary arithmetic operation, the two other sub-instruction specify the operands, and the value of the first sub-instruction specifies the type of arithmetic operation.

15

20

There can be exceptions from this rule. Some of the instructions in the first memory slot do only use the first two sub-instructions in which case the third slot can be utilised for a single sub-instruction, i.e. there could be a group of independent sub-instructions which only operates in the third slot in an instruction. Some independent sub-instructions can be placed in the second slot as well.

Examples of tag/value combinations are:

25

*Tag, value* :: = *fun*, *fun\_number* (call function *fun\_number*)

    | *par*, *par\_number* (use the specified parameter)

    | *pop*, *register\_number* (return back from current function, deliver result in the specified register)

30

    | *reg*, *register\_number* (use the value in *register\_number*)

| *alu, alu\_operation* (perform the operation given by  
*alu\_operation*)  
 | *gar, par\_number* (free the space used by this parameter)  
 | etc.

5

### Example

The following registers could be used in the processor:

10

*acc:* stores the result from alu operations,  
*cpr:* stores the current process id,  
*env:* stores current environment,  
*id:* stores the memory address of the latest stored element,  
 15 *res:* holds a result value when returning from a function,  
*d0:* holds a data element. Its parts can be addressed by *d01*, *d02*, *d03*, *d04*,  
 where *d01* holds the element type value, *d02* holds a numerical value,  
*d03* and *d04* holds pointer/integer values including value type,  
*free:* stores the first free memory slot.

20

The processor could use following not addressable registers:

*env-old:* stores the previous environment  
*cnt:* stores the last allocated parameter number.

25

As mentioned above, parameters are used for argument transfer at function calls, and for local bindings. When a function call is executed the arguments are listed in the second and third sub-instructions in the calling instructions. The arguments get consecutive numbers as they appear starting the first sub-instruction in a new function body.

30

A local binding is made through the *par* or *pad* instructions mentioned below, e.g.



*(pab:5, reg:acc, \*.\*)*

binds parameter 5 to the value in the register *acc* in the current environment in the current process. \* represent arbitrary element.

- 5     There are also particular instructions for manipulating the references to data, i.e. to support the language with dedicated instructions to increment or decrement the number of memory references to a data object.

10    Experiences with this ISA (Instruction Set Architecture) has indicated a considerable reduction of instructions in order to make a particular functionality. This means correspondingly fewer numbers of memory accesses. Memory accesses demand much power. A reduction of them will therefore lower the power consumption in the system.

15    Although the invention is described with respect to exemplary embodiments it should be understood that modifications can be made without departing from the scope thereof. Accordingly, the invention should not be considered to be limited to the described embodiments, but defined only by the following claims, which are intended to embrace all equivalents thereof. As mentioned above, the parameter memory 4 is based on processes. Therefore, this kind of device can be provided  
20    even for computers handling other kinds of languages using processes (or tasks or threads) than functional languages, for example C and C++. Context switching is also provided in for instance the language ADA, and thus the features described for the context switching could also be valid for other kinds of languages handling context switching. Data management of the kind described above is also made in for  
25    instance the modern language Java and is therefore valid also for such kinds of languages.

We claim

1. A processor architecture adapted to program languages operating with a sequential instruction flow and handling data through use of lists or tuples or simple types, and comprising an instruction holding means (2,3), a data memory means (5) storing data objects, and execution means (7),

characterized by

means (4,5,6) for handling references to data objects referenced by bindings and comprising means (6) to increment reference counts to a data object and to decrement reference counts to a data object in dependence of an actual instruction from the instruction holding means (2,3).

2. A processor architecture according to claim 1, characterized by

means (4) for handling temporary storage of data in the means (4,5,6) for handling references to data objects;

storage means (13) in the means (4) for handling temporary storage of data, and to keep notice of bindings to said temporary storage.

3. A processor architecture according to claim 2, characterized by

data memory handler means (6) in said means (4,5,6) for handling references to data objects which when detecting a generation of a zero reference to an object, meaning that this object is not needed anymore, makes the memory slot for that object available as a free memory slot.

4. A processor architecture according to any of the preceding claims, characterized in

that the means for handling temporary storage of data comprises a parameter memory means (4) having means (10, 11, 12) for keeping notice of the bindings to the stored values, and having storage means (13) for storing said data values.

5. A processor architecture according to claim 4, **characterized** by said storage means (13) in the means (4) for handling temporary storage of data stores values and type information for the values fed to the parameter memory (4), and that the values, being a part of the data objects, have the bindings to the parameters, and that  
5 the parameter memory (4) transfers values between functions using the parameters and using the parameters for temporal storage.

6. A processor architecture according to claim 4 or 5, **characterized** in that the parameter memory (4) replaces parameter references in fetched instructions from the  
10 instruction memory means (2) with stored actual values before computation.

7. A processor architecture according to any of the claims 4 to 6, **characterized** by means (11) in the parameter memory (4) for storing and managing environment information for the parameters, where the environment determines which parameters  
15 are currently valid parameters.

8. A processor architecture according to any of the claims 4 to 7, **characterized** by means (10 - 13) in the parameter memory (4) for storing and managing information for parameters and environments, where process information fed to the parameter  
20 memory is used to determine which environments and which parameters are currently valid.

9. A processor architecture according to any of the claims 4 to 8, **characterized** by a process identification register for identification of the currently executed process, and an environment identification register (11) for identification of the currently  
25 executed environment.

10. A processor architecture according to any of the claims 4 to 9, **characterized** in that at least the top of at least one priority queue of processes to be executed are  
30 kept available for reading, and that at least part of the process descriptor of the next

to be executed process are kept available for reading in the parameter memory means (4).

11. A processor architecture according to claims 10, **characterized** in that in order to make a process switch:

- \* a new environment is created in the parameter memory (4), and at least the program counter is stored in said new environment,
- \* said new environment value is stored in the process descriptor of the current process, said process descriptor may be stored in the data memory (5),
- \* the environment value of the new process is restored,
- \* the new process is set to be the current process,
- \* at least the program counter is restored.

12. A processor architecture according to any of the preceding claims, **characterized** by instructions having only one instruction format, where each instruction is composed of a distinct number of sub-instructions, each of which has in turn the same and only one instruction format comprising a first part and a second part, the first part determining the action to take and the second part providing a value to use in the action.

13. A processor architecture according to any of the preceding claims adapted to execution of functional languages, **characterized** by a set of instructions comprising dedicated instructions for function calls, function returns, parameter transfer between functions.

14. A processor architecture according to claim 13, **characterized** by a set of instructions comprising dedicated instructions for incrementing and decrementing of memory references.

15. A processor architecture according to any of the preceding claims, characterized in that it is adapted to process parts of computer programs written in a functional language.




FIG 1




FIG 2




FIG 3

PROCESS 1	ENV 2	ID 3
		ID 2
		ID 1
	ENV 1	ID 3
		ID 2
		ID 1

PROCESS 2	ENV 2	ID 3
		ID 3
		ID 2
	ENV 1	ID 3
		ID 2
		ID 1

FIG 4

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 00/01494

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: G06F 9/44, G06F 12/02

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4912629 A (ROBERT L. SHULER, JR.), 27 March 1990 (27.03.90), column 1 - column 4; column 6; column 11, line 55 - column 12, line 12	1-4,13-15
Y	--	5-8
Y	US 5555434 A (L. GUNNAR CARLSTEDT), 10 Sept 1996 (10.09.96), column 5, line 56 - column 6, line 6; column 6, line 45 - line 58; column 10, line 10 - column 11, line 47, figure 4, abstract	5-8
A	EP 0171934 A2 (TEXAS INSTRUMENTS INCORPORATED), 19 February 1986 (19.02.86), the whole document	1-8,13-15
	--	

☒ Further documents are listed in the continuation of Box C. ☒ See patent family annex.

* Special categories of cited documents:	"I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier application or patent but published on or after the international filing date	"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search	Date of mailing of the international search report
1 November 2000	09 - 11 - 2000
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86	Authorized officer Erik Veillas/OGU Telephone No. +46 8 782 25 00



# INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 00/01494

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4922414 A (JOHN T. HOLLOWAY ET AL.), 1 May 1990 (01.05.90), the whole document --	1-8,13-15
A	US 5535390 A (THOMAS H. HILDEBRANDT), 9 July 1996 (09.07.96), the whole document --	1-8,13-15
A	WO 9608948 A2 (PHILIPS NORDEN AB), 28 March 1996 (28.03.96), abstract -- -----	9-12

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.

PCT/SE 00/01494

US 4912629 A 27/03/90 NONE

US 555434 A5 10/09/96 NONE

EP 0171934 A2 19/02/86 US 4695949 A 22/09/87

US 4922414 A 01/05/90 AU 570657 B 24/03/88

AU 2217683 A 21/06/84

CA 1214283 A 18/11/86

CA 1229682 C 24/11/87

EP 0113460 A 18/07/84

IL 70279 A 31/07/87

JP 59188879 A 26/10/84

US 4887235 A 12/12/89

US 5535390 A 09/07/96 NONE

WO 9608948 A2 28/03/96 NONE